

IN THE CLAIMS

1. (Currently Amended) A method of simulating a node using a simulation program that includes multiple, linked modules, the method comprising:
executing a first circuit module that simulates a circuit having a node, wherein the node represents a simulated electrical connection point of the circuit;
simultaneously executing at least one behavior module, which is linked to the first circuit module, and which performs the functions of
forcing an initial forced logic state on the node;
releasing the node from the forced logic state if a predetermined condition is met, which enables the simulation program to change a logic state of the node and creating a released node;
monitoring the released node after the node has been released; and
providing an indication, in response to the monitoring, when the released node is in a preselected condition.
2. (Currently Amended) The method of claim 1, wherein forcing the initial forced logic state includes forcing to a logic zero, logic one or high-impedance.
3. (Original) The method of claim 1, wherein releasing the node further comprises determining that the condition is met after passage of a predetermined amount of time.
4. (Currently Amended) The method of claim 3, wherein releasing the node further comprises determining that the condition is met when the node has been resolved.
5. (Currently Amended) The method of claim 1, wherein providing an indication includes indicating when the released node is in an unknown logic state.
6. (Currently amended) The method of claim 1, further comprising providing an error indication when the released node is in a preselected condition.

7. (Original) The method of claim 3, further comprising selecting a user-defined time period for the predetermined amount of time.
8. (Currently Amended) A method of initializing and monitoring a simulated circuit node using a simulation program that includes multiple, linked modules, the method comprising:
executing a first circuit module that simulates a circuit having a node, wherein the node represents a simulated electrical connection point of the circuit;
simultaneously executing at least one behavior module, which is linked to the first circuit module, and which performs the functions of
obtaining an initial node condition for [[a]] the node, wherein the initial node condition is a logic state;
forcing the node to the initial node condition;
~~simulating a circuit containing the node;~~
testing the node for a valid condition;
monitoring the node; and
providing an indication when the node is in an undesirable condition.
9. (Currently Amended) The method of claim 8, wherein the initial node condition is forced again if the testing ~~results in the node resolving to~~ indicates that the node has an unknown logic value.
10. (Currently Amended) The method of claim 9, wherein the initial node condition is forced and simulation is repeated until the node ~~resolves to~~ has a valid logic value.
11. (Currently Amended) The method of claim 10, wherein monitoring only occurs after the node ~~resolves to~~ has a valid logic value.
12. (Original) The method of claim 8, further comprising outputting the condition of the simulated node.
13. (Original) The method of claim 8, further comprising obtaining a simulation run time.

14. (Original) The method of claim 13, further comprising outputting a final node condition when the simulation run time is completed.

15. (Currently Amended) A computer-readable medium having computer-executable instructions comprising:

at least one selectable circuit module, which when executed simulates a circuit having a node, wherein the node represents a simulated electrical connection point of the circuit; and
at least one selectable behavior module, which is linkable to a circuit module, and which when executed results in

forcing an initial forced logic state on the node;

releasing the node from the forced logic state if a predetermined condition is met, which enables a simulation program to change a logic state of the node and creating a released node;

monitoring the released node after the node has been released; and

providing an indication, in response to the monitoring, when the released node is in a preselected condition.

16. (Currently Amended) The medium of claim 15, having further computer-executable instructions for forcing the initial forced logic state to a logic zero, logic one or high-impedance.

17. (Original) The medium of claim 15, having further computer-executable instructions for determining that the condition is met after passage of a predetermined amount of time.

18. (Currently Amended) The medium of claim 15, having further computer-executable instructions for determining that the condition is met when the node has been resolved a valid logic value.

19. (Currently amended) The medium of claim 18, having further computer-executable instructions for indicating when the released node is in an unknown logic state.

20. (Currently Amended) A simulation module of a simulation program, the simulation module for initializing and monitoring a simulated circuit node, comprising:

an input means for inputting an initial node condition into a simulated circuit node of a circuit module linked with the simulation module, wherein the simulated circuit node represents a simulated electrical connection point of the circuit module;

a conveying means for conveying the initial node condition to [[a]] the simulated circuit node;

release means for releasing the simulated circuit node from the initial node condition upon satisfaction of a condition, wherein releasing the simulated circuit node enables the simulation program to change a logic state of the simulated circuit node;

a monitoring means for monitoring the simulated circuit node for a node condition; and

an output means, responsive to the monitoring means, for outputting an indication when the node condition is in an undesirable state.

21. (Original) The module of claim 20, further comprising an output means for outputting the node condition.

22. (Original) The module of claim 20, further comprising an input means for inputting a simulation run time.

23. (Original) The module of claim 22, further comprising an output means for outputting a final node condition at completion of the simulation run time.

24. (Currently Amended) A computerized system for initializing and monitoring a simulated circuit node, the system comprising:

a circuit simulation tool;

at least one selectable circuit module, which when executed simulates a circuit having the simulated circuit node, wherein the simulated circuit node represents a simulated electrical connection point of the circuit; and

at least one selectable behavior module, which is linkable to a circuit module, and which includes

a first input module means for inputting an initial node condition;

a conveying module means for conveying the initial node condition to [[a]] the simulated circuit node;

a release module means for releasing the initial node condition, wherein releasing the initial node condition enables the circuit simulation tool to change a logic state of the simulated circuit node;

a monitoring module means for monitoring the simulated circuit node for a node condition;

a first output module means for outputting an indication when the node condition is in an undesirable state;

a second input module means for inputting a simulation run time; and

a second output module means for outputting a final node condition at completion of the simulation run time.

25. (Currently Amended) An HDL initial condition module comprising:

a means for maintaining a logic level of a simulated circuit node until a release condition is met, wherein

the simulated circuit node represents a simulated electrical connection point of a simulated circuit, and the simulated circuit is produced by an HDL circuit module that is linkable to the HDL initial condition module, and

a simulation program is able to change a logic state of the simulated circuit node after the release condition is met.

26. (Currently Amended) The module of claim 25 wherein the release condition is when the node can be resolved to a known logic state can be determined for the simulated circuit node.

27. (Original) The module of claim 25 wherein the logic level is a value defined by an HDL executable simulation program.

28. (Currently Amended) An HDL initial condition module having comprising:

an initial condition release means, which enables a simulation program to change a logic state of a simulated circuit node after a release condition is met, wherein the simulated circuit node represents a simulated electrical connection point of a simulated circuit, and the simulated circuit is produced by an HDL circuit module that is linkable to the HDL initial condition module; and

a simulated circuit node error detection means, which monitors the simulated circuit node for a node condition.

29. (Currently Amended) An HDL initial condition module comprising:

means for maintaining a logic level of a simulated circuit node for a predetermined period of time, wherein the simulated circuit node represents a simulated electrical connection point of a simulated circuit, and the simulated circuit is produced by an HDL circuit module that is linkable to the HDL initial condition module; and

means for releasing an initial condition after a release condition is met, wherein releasing the initial condition enables a simulation program to change the logic level of the simulated circuit node, and wherein the predetermined period of time is a simulation run time defined by an HDL simulation executable program.

30. (Original) The module of claim 29, wherein the predetermined period of time is a user-defined period of time.

31. (Currently Amended) An HDL simulated circuit device, comprising:

a circuit HDL module, which when executed simulates a circuit having a first simulated node, wherein the first simulated node represents a simulated electrical connection point of the circuit;

a first HDL module, linked to the circuit HDL module, the first HDL module including comprising:

a first input submodule inputting a first initial node condition,[[;]]

a first conveyance submodule conveying the first initial node condition to [[a]] the first simulated node,[[;]]

a first monitor submodule monitoring the first simulated node for a first node condition,[[;]] and

a first output submodule outputting a first indication when the first node condition is in an undesirable state;

a second HDL module, linked to the circuit HDL module, the second HDL module including comprising:

a second input submodule inputting a second initial node condition,[[;]]

a second conveyance submodule conveying the second initial node condition to a second simulated node,[[;]]

a release submodule releasing the second simulated node on a predetermined condition, wherein releasing the second simulated node enables a simulation program to change a logic level of the second simulated node,[[;]]

a second monitor submodule monitoring the second simulated node for a second node condition,[[;]] and

a second output submodule outputting a second indication when the second node condition is in an undesirable state; and

wherein the first conveyance submodule additionally conveys the first initial node condition to the second input submodule.

32. (Currently amended) An HDL simulated circuit device, comprising:

a circuit HDL module, which when executed, simulates a circuit having a first simulated node, wherein the first simulated node represents a simulated electrical connection point of the circuit;

a first HDL module , linked to the circuit HDL module, the first HDL module including comprising:

a first input means for inputting a first initial node condition,[[;]]

a first conveyance means for conveying the first initial node condition to the first simulated node,[[;]] and

a first node condition output means for outputting a first indication when a first node condition is in an undesirable state;

a second HDL module, linked to the circuit HDL module, the second HDL module including comprising:

a second input means for inputting a second initial node condition,[[;]] and

a second conveyance means for conveying the second initial node condition to a second simulated node; and

a third HDL module, linked to the circuit HDL module, the third HDL module including comprising:

a release condition means for releasing the second simulated node on a release condition, wherein releasing the second simulated node enables a simulation program to change a logic level of the second simulated node,[[;]]

wherein the first node condition output means outputs the first node condition to the second input means if the release condition is valid.

33. (Currently Amended) An HDL design tool, comprising:
a circuit simulation device; and
a plurality of selectable modules capable of being linked to the circuit simulation device, wherein the plurality of selectable modules includes at least one selectable behavior module, which is linkable to a circuit module, and which when executed results in at least one of the selectable modules executes the following commands:

inputting an initial node condition into a simulated circuit node of the circuit module linked with the behavior module, wherein the simulated circuit node represents a simulated electrical connection point of the circuit module,[[;]]

conveying the initial node condition to [[a]] the simulated circuit node,[[;]]

releasing the simulated circuit node from the initial node condition if a condition is met, wherein releasing the simulated circuit node enables the circuit simulation device to change a logic state of the simulated circuit node,[[;]]

monitoring the simulated circuit node for a node condition,[[;]] and

outputting an indication, in response to monitoring, when the node condition is in an undesirable state.

34. (Currently amended) A simulation method, comprising:
executing phase one by a behavior module, including[[;]]

forcing an initial logic zero, logic one or high-impedance on a node of a circuit module linked with the behavior module, wherein the node represents a simulated electrical connection point of the circuit module,[[;]]

releasing the node, wherein releasing the node enables a simulation program to change a logic state of the node,[[;]]

testing to see if the node has been resolved a valid logic value,[[;]]

if the node has been resolved the valid logic value, continuing to phase two,[[;]] and

if the node has not been resolved does not have the valid logic value, continuing in phase one; and

executing phase two by the behavior module, including[[;]]

monitoring the node value,[[;]]

testing the node value for a valid condition,[[;]]

indicating an error if an unacceptable condition appears on the node,[[;]] and continuing in phase two until simulation completion.

35. (Original) The method of claim 34, wherein simulation completion is a user defined time period.
